PSCoP: planning scheduler coprocessor

• Main Author: Martins, Ernesto V.
• Publication Date: 2000
• Other Authors: Neves, Paulo Alexandre, Fonseca, José A.
• Language: eng
• Source: Repositórios Científicos de Acesso Aberto de Portugal (RCAAP)
• Download full: http://hdl.handle.net/10400.11/537
• topic: Message scheduling; Coprocessor; FPGA - Field Programmable Gate Arrays

The use of a centralised planning scheduler in fieldbus- based systems requiring real-time operation has proved to be a good compromise between operational flexibility and timeliness guarantees. In this paper a preliminary implementation of a hardware scheduling coprocessor based in the planning paradigm is presented. The coprocessor is installed in a special node of the fieldbus, the bus arbiter, and generates scheduling tables to be dispatched by the node CPU. With this solution it is possible to decrease the response time to changes in the system configuration or message parameters of the software-based planning scheduler. This opens the possibility of allowing automatic on-line changes requested by system nodes in addition to the ones requested by human operators, thus improving system reactivity. In this paper the focus is on the coprocessor’s interface with the node CPU and its overall functionality. Initial calculations showing the feasibility of the unit and its expected performance are also derived.