Design Space Exploration of LDPC Decoders Using High-Level Synthesis

• Main Author: Andrade, João
• Publication Date: 2017
• Other Authors: George, Nithin, Karras, Kimon, Novo, David, Prata, Frederico, Sousa, Leonel, Ienne, Paolo, Falcao, Gabriel, Silva, Vitor
• Format: Article
• Language: eng
• Source: Repositórios Científicos de Acesso Aberto de Portugal (RCAAP)
• Download full: https://hdl.handle.net/10316/108211; https://doi.org/10.1109/ACCESS.2017.2727221
• topic: Error correction codes; reconfigurable architectures; accelerator architectures; reconfigurable logic; high level synthesis

Today, high-level synthesis (HLS) tools are being touted as a means to perform rapid prototyping and shortening the long development cycles needed to produce hardware designs in register transfer level (RTL). In this paper, we attempt to verify this claim by testing the productivity bene ts offered by current HLS tools by using them to develop one of the most important and complex processing blocks of modern software-de ned radio systems: the forward error correction unit that uses low density parity- check (LDPC) codes. More speci cally, we consider three state-of-the-art HLS tools and demonstrate how they can enable users with little hardware design expertise to quickly explore a large design space and develop complex hardware designs that achieve performances that are within the same order of magnitude of handcrafted ones in RTL. Additionally, we discuss how the underlying computation model used in these HLS tools can constrain the microarchitecture of the generated designs and, consequently, impose limits on achievable performance. Our prototype LDPC decoders developed using HLS tools obtain throughputs ranging from a few Mbits/s up to Gbits/s and latencies as low as 5 ms. Based on these results, we provide insights that will help users to select the most suitable model for designing LDPC decoder blocks using these HLS tools. From a broader perspective, these results illustrate how well today's HLS tools deliver upon their promise to lower the effort and cost of developing complex signal processing blocks, such as the LDPC block we have considered in this paper.