Buscas alternativas:
coder development » code development (Expandir a busca), cover development (Expandir a busca), border development (Expandir a busca)
development fpga » development final (Expandir a busca), development fetal (Expandir a busca), development fecal (Expandir a busca)
fpga programming » java programming (Expandir a busca), vba programming (Expandir a busca), meta programming (Expandir a busca)
python python » pythons python (Expandir a busca), piton python (Expandir a busca), pitons python (Expandir a busca)
manim python » monty python (Expandir a busca), api python (Expandir a busca)
coder coder » coder decoder (Expandir a busca), code code (Expandir a busca), decoder codec (Expandir a busca)
coder development » code development (Expandir a busca), cover development (Expandir a busca), border development (Expandir a busca)
development fpga » development final (Expandir a busca), development fetal (Expandir a busca), development fecal (Expandir a busca)
fpga programming » java programming (Expandir a busca), vba programming (Expandir a busca), meta programming (Expandir a busca)
python python » pythons python (Expandir a busca), piton python (Expandir a busca), pitons python (Expandir a busca)
manim python » monty python (Expandir a busca), api python (Expandir a busca)
coder coder » coder decoder (Expandir a busca), code code (Expandir a busca), decoder codec (Expandir a busca)
1
2
3
4
5
6
7
“... II software. This software communicates the codes described to the FPGA. Six main projects were developed...”
Acessar documento
Acessar documento
Trabalho de conclusão de curso
8
9
10
11
12
“... the synthesis for FPGA. With the PON-HD 1.0 you can generate VHDL code for FPGA directly from a NOP...”
Acessar documento
Acessar documento
Tese
13
“... annexes are presented describing some FPGA unit logic diagrams and some HDL code for FPGA programming...”
Acessar documento
Acessar documento
Dissertação
14
“... C/C++) do processador NIOS II e o hardware sintetizado em FPGA da família Cyclone II, especificamente na placa...”
Acessar documento
Acessar documento
Tese
15
“... de 32 bits na placa DETIUA-S3, que contém como componente central a FPGA Spartan3 XC3S400 da Xilinx...”
Acessar documento
Acessar documento
Dissertação