Mostrando 1 - 2 resultados de 2 para a busca 'parallel backtracking the programming', tempo de busca: 0,13s

2

... an innovative parallel hardware architecture for the SW algorithm, incorporating a systolic array structure that...

Proposed FPGA-Based hardware architectures for acceleration of Smith-Waterman and K-Mers algorithms

Publicado em 2024
Tese